technologybriefs
9:33in productionCh. 1 · No air. No glass. No choice./ 9:33 · ceiling 15 min
Semiconductors · Hardware

EUV lithography

EUV lithography is not a refinement — it is a forced pivot into vacuum, reflection, and tin plasma, because light refused to keep shrinking.

EUV lithography replaces transmissive deep-UV optics with reflective Mo/Si mirrors, tin-plasma light sources, and vacuum operation to pattern sub-7 nm semiconductor features. It works — but only after decades of co-development across continents, and only where photon budget, thermal drift and stochastic noise can be managed. It is necessary, not optional, for leading-edge logic — but it does not generalise, simplify or cheapen.

SemiconductorsHardwareSemiconductorsPhysicsEngineeringSemiconductors across the network →
Chapters & takeaways4
  1. 1:08
    No air. No glass. No choice.

    EUV lithography only exists because all matter absorbs 13.5 nm light — so it must run in vacuum and use only reflective optics.

  2. 2:33
    How light becomes circuit

    Patterns form when laser-pulsed tin plasma emits EUV light, bounced off Mo/Si mirrors onto a reflective mask, then onto photoresist.

  3. 4:11
    Thirty years from proof to production

    Hiroo Kinoshita proved EUV imaging possible in 1986; Bell Labs confirmed 13.8 nm feasibility in 1991 — but mirrors, masks and sources took 27 more years.

  4. 5:43
    A consortium, not a company, delivered EUV

    ASML’s 2018 deployment relied on EUV-LLC IP, EUCLIDES, Zeiss optics and Oxford Instruments — not a solo breakthrough.

Worth your time?

Yes. Study the whole thing.

4.5/ 5
What works
  • patterns sub-7 nm features
  • replaces 193 nm immersion for critical layers
  • uses validated Mo/Si multilayer optics
  • ships in volume via ASML since 2018
What does not
  • eliminate stochastic defects
  • operate outside vacuum
  • use conventional optics or photomasks
  • scale linearly with throughput
Study it if
  • IC designers
  • fab managers
  • process engineers
Skip it if
  • software developers
  • AI researchers
  • cloud architects
The written brief1 min read

What it is and the problem it solves

EUV lithography is a vacuum-based photolithography technology for manufacturing integrated circuits. It solves the diffraction limit that blocked further scaling of optical lithography below ~20 nm half-pitch.

How it works

EUV lithography uses laser-pulsed tin plasma to generate ~13.5 nm light in vacuum. It patterns silicon wafers using reflective Mo/Si multilayer optics and a reflective photomask. All optics and the mask are reflective because EUV is absorbed by all matter — no lenses or transmissive elements work.

What works

The core mechanism works: tin plasma generates usable 13.5 nm photons; Mo/Si mirrors reflect them with ~70% per-layer efficiency; reflective masks pattern wafers; ASML shipped production tools in 2018 incorporating EUCLIDES, Zeiss optics and Oxford Instruments components.

What does not

EUV does not eliminate stochastic defects at single-digit nanometre features. It does not operate outside vacuum. It does not use conventional optics or photomasks. It does not scale linearly with throughput: photon scarcity limits exposure speed.

What it changes

It changes the physical limit of transistor density. It replaces 193 nm immersion lithography for critical layers in high-end logic and memory. It forces redesign of photoresists, masks and metrology tools — all must function under EUV’s quantum-limited, high-absorption regime.

Is it worth your time

Yes — if you design, fabricate or procure advanced ICs. EUV enables sub-7 nm logic nodes. But it demands vacuum infrastructure, extreme mirror precision, and tin-plasma source stability. It is not portable, modular or low-cost.

Same field · Semiconductors4 of 51
9:51
Hardware for artificial intelligenceAI hardware is a set of purpose-built chips—Lisp machines, GPUs, TPUs, NPUs—that accelerate AI workloads by optimising for parallelism, memory bandwidth, and low-precision arithmetic. It delivers real speed and efficiency gains, but at the cost of flexibility, portability, and architectural transparency. Its dominance reflects engineering necessity—not inevitability.
9:20
ChipletChiplets are modular ICs—functional fragments designed for assembly on an interposer. They enable heterogeneous integration, pre-test validation, and IP reuse. But they shift complexity from fabrication to integration, and require standards compliance to deliver on their promise.
9:27
ECC memoryECC memory adds redundancy and decoding logic to catch and fix single-bit memory errors before they propagate. It works via SECDED Hamming or Hsiao codes, using 8 extra bits per word—64+8 for DDR–DDR4, 32+8 per subchannel for DDR5. Mandatory on-die ECC in DDR5 and LPDDR6 addresses rising soft-error rates from shrinking process nodes. It delivers deterministic single-bit correction in servers and critical infrastructure—but offers no protection beyond that, and no benefit where silent corruption is tolerable.
9:45
Multigate deviceThe multigate device is a MOSFET with more than one gate on a single transistor. It solves short-channel effects that arise when planar transistors shrink below ~32 nm. More gates wrap the channel — improving electrostatic control. This suppresses off-state leakage and boosts on-state drive current. N-channel FinFETs reached 17 nm in 1998. A 25 nm FinFET operating at 0.7 V was demonstrated in December 2002. Bulk FinFETs enabled mass production in 2004. It does not eliminate short-channel effects — only mitigates them at the cost of fabrication complexity.
Up next in Technology

Foldable smartphone

· 12:09

Foldables don’t replace smartphones—they split the category into three incompatible jobs.

Play nextBack to Semiconductors
12:09