technologybriefs
10:49in productionCh. 1 · Origin: Fifth-generation RISC/ 10:49 · ceiling 15 min
Semiconductors · Hardware

RISC-V

UC Berkeley researchers · 2010

RISC-V is not an alternative CPU—it’s an alternative to the idea that instruction sets must be owned.

RISC-V is a free and open instruction set architecture developed in 2010 at UC Berkeley. Its specifications were published openly in 2011 and stewardship transferred to RISC-V International in 2015. It enables royalty-free processor design—but does not eliminate the engineering, tooling, or ecosystem work required to deploy it.

SemiconductorsHardwareComputingHardwareOpen sourceComputing across the network →
Chapters & takeaways4
  1. 1:05
    Origin: Fifth-generation RISC

    RISC-V began in 2010 as Berkeley’s fifth RISC iteration—not a startup project, but an academic lineage made public.

  2. 2:43
    Free ≠ Free of Effort

    It is free because its specification is open and implementable without royalties—not because it is free of engineering cost or complexity.

  3. 4:51
    Licensing Enables Choice

    BSD and CC BY 4.0 licenses let chip designers choose openness or secrecy—no legal barrier, but no enforced collaboration either.

  4. 6:38
    Governance Without Control

    Stewardship moved to RISC-V International in 2015 to centralise IP ownership—not to enforce compliance, but to publish and maintain the standard.

Worth your time?

Yes. Study the whole thing.

4/ 5
What works
  • enables royalty-free implementation
  • supports modularity via base ISAs and extensions
  • provides stable academic and industrial reference
What does not
  • guarantee cross-vendor compatibility
  • solve software portability
  • replace x86 or ARM in general-purpose computing
Study it if
  • chip architects
  • embedded systems developers
  • academic computer science departments
Skip it if
  • application developers seeking immediate portability
  • cloud infrastructure teams prioritising mature toolchains
  • consumers buying end-user devices
The written brief1 min read

What it is and the problem it solves

RISC-V is a free and open standard instruction set architecture based on RISC principles. It solves the problem of proprietary ISA lock-in by providing a royalty-free, modular foundation for processor design.

How it works

RISC-V defines a modular instruction set architecture with base ISAs and optional extensions. It specifies how instructions are encoded and executed, not how chips are built. Its open specification allows anyone to design compatible processors without licensing fees.

What works

Its permissive licensing (BSD, then CC BY 4.0) enables both open and proprietary derivative works. The 2011 open publication of the ISA specification and 2015 transfer to RISC-V International created stable stewardship. Modularity supports diverse use cases—from microcontrollers to servers.

What does not

RISC-V does not guarantee compatibility across implementations. Extensions are optional and unstandardised by default. It does not solve software portability, compiler maturity, or binary distribution fragmentation.

What it changes

It shifts control of the ISA layer from private corporations to a multistakeholder nonprofit. It enables academic instruction, custom silicon for niche applications, and vendor-neutral hardware abstraction—without replacing x86 or ARM in mainstream computing.

Is it worth your time

Yes—if you work on hardware design, embedded systems, or open standards governance. Its royalty-free model lowers entry barriers, but adoption requires engineering investment in toolchains, verification, and ecosystem support.

Same field · Semiconductors4 of 51
9:51
Hardware for artificial intelligenceAI hardware is a set of purpose-built chips—Lisp machines, GPUs, TPUs, NPUs—that accelerate AI workloads by optimising for parallelism, memory bandwidth, and low-precision arithmetic. It delivers real speed and efficiency gains, but at the cost of flexibility, portability, and architectural transparency. Its dominance reflects engineering necessity—not inevitability.
9:20
ChipletChiplets are modular ICs—functional fragments designed for assembly on an interposer. They enable heterogeneous integration, pre-test validation, and IP reuse. But they shift complexity from fabrication to integration, and require standards compliance to deliver on their promise.
9:27
ECC memoryECC memory adds redundancy and decoding logic to catch and fix single-bit memory errors before they propagate. It works via SECDED Hamming or Hsiao codes, using 8 extra bits per word—64+8 for DDR–DDR4, 32+8 per subchannel for DDR5. Mandatory on-die ECC in DDR5 and LPDDR6 addresses rising soft-error rates from shrinking process nodes. It delivers deterministic single-bit correction in servers and critical infrastructure—but offers no protection beyond that, and no benefit where silent corruption is tolerable.
9:33
EUV lithographyEUV lithography replaces transmissive deep-UV optics with reflective Mo/Si mirrors, tin-plasma light sources, and vacuum operation to pattern sub-7 nm semiconductor features. It works — but only after decades of co-development across continents, and only where photon budget, thermal drift and stochastic noise can be managed. It is necessary, not optional, for leading-edge logic — but it does not generalise, simplify or cheapen.
Up next in Technology

Robotic vacuum cleaner

1990 · 9:58

There was no robotic vacuum cleaner in 1990 — only toys, fiction, and TV props.

Play nextBack to Semiconductors
9:58