technologybriefs
9:47in productionCh. 1 · Origins/ 9:47 · ceiling 15 min
Semiconductors · Hardware

Static random-access memory

SRAM doesn’t remember — it just refuses to forget while the lights are on.

SRAM is a volatile memory technology built from six-transistor latches. It delivers speed and stability without refresh — but at steep cost and density penalties. It enabled CPU caches and displaced magnetic-core memory, yet never challenged DRAM’s dominance in volume storage. Its mechanism is elegant, its trade-offs absolute, and its role fixed: fast memory for the few bits that matter most — right now.

SemiconductorsHardwareComputingHardwareInventionComputing across the network →
Chapters & takeaways4
  1. 1:10
    Origins

    Bipolar SRAM arrived in 1963; MOS-SRAM followed in 1964; Intel shipped the first commercial chip, the 64-bit 3101, in April 1969.

  2. 2:54
    The 6T Cell

    Each bit lives in a six-transistor latch — two inverters locked in opposition, plus two gates for read and write.

  3. 4:13
    Volatility Without Refresh

    Data vanishes instantly on power loss — but stays put indefinitely while powered, unlike DRAM which leaks in seconds.

  4. 5:55
    The Cost of Speed

    It trades silicon area and cost for speed — making it viable for cache, not main memory.

Worth your time?

Yes. Study the whole thing.

4/ 5
What works
  • enables nanosecond cache access
  • eliminates DRAM refresh overhead
  • replaces magnetic-core memory in real products
What does not
  • solve volatility
  • scale to high capacity
  • reduce cost per bit below DRAM
Study it if
  • chip architects
  • CPU designers
  • embedded systems engineers
Skip it if
  • cloud infrastructure planners
  • consumer device cost engineers
  • DRAM manufacturers
The written brief1 min read

What it is and the problem it solves

SRAM is volatile semiconductor memory that solves the need for fast, stable, no-refresh data storage in active computing systems. It addresses the speed bottleneck of magnetic-core memory and the refresh overhead of DRAM.

How it works

SRAM stores each bit using latching circuitry — a flip-flop formed from six MOSFETs (6T cell), with two cross-coupled inverters and two access transistors. It holds data as long as power is applied, without refresh cycles.

What works

The 6T cell reliably retains state while powered. Bipolar SRAM (1963) and MOS-SRAM (1964) both work as static latches. Intel’s 1969 3101 chip successfully replaced magnetic-core modules in real systems.

What does not

SRAM does not scale to large capacities. It does not eliminate power loss on shutdown. It does not match DRAM’s density or cost per bit. It does not solve the volatility problem — only delays it until power fails.

What it changes

It replaces magnetic-core memory in high-speed computing roles. It enables CPU caches by offering nanosecond access times. It establishes a hardware hierarchy: fast, small, expensive SRAM close to logic; slow, large, cheap DRAM farther away.

Is it worth your time

Yes — if you are designing cache memory for CPUs or low-latency embedded systems. No — if you need high-density, low-cost main memory. Its cost and area penalty rule it out for bulk storage.

Same field · Semiconductors4 of 51
9:51
Hardware for artificial intelligenceAI hardware is a set of purpose-built chips—Lisp machines, GPUs, TPUs, NPUs—that accelerate AI workloads by optimising for parallelism, memory bandwidth, and low-precision arithmetic. It delivers real speed and efficiency gains, but at the cost of flexibility, portability, and architectural transparency. Its dominance reflects engineering necessity—not inevitability.
9:20
ChipletChiplets are modular ICs—functional fragments designed for assembly on an interposer. They enable heterogeneous integration, pre-test validation, and IP reuse. But they shift complexity from fabrication to integration, and require standards compliance to deliver on their promise.
9:27
ECC memoryECC memory adds redundancy and decoding logic to catch and fix single-bit memory errors before they propagate. It works via SECDED Hamming or Hsiao codes, using 8 extra bits per word—64+8 for DDR–DDR4, 32+8 per subchannel for DDR5. Mandatory on-die ECC in DDR5 and LPDDR6 addresses rising soft-error rates from shrinking process nodes. It delivers deterministic single-bit correction in servers and critical infrastructure—but offers no protection beyond that, and no benefit where silent corruption is tolerable.
9:33
EUV lithographyEUV lithography replaces transmissive deep-UV optics with reflective Mo/Si mirrors, tin-plasma light sources, and vacuum operation to pattern sub-7 nm semiconductor features. It works — but only after decades of co-development across continents, and only where photon budget, thermal drift and stochastic noise can be managed. It is necessary, not optional, for leading-edge logic — but it does not generalise, simplify or cheapen.
Up next in Technology

SpaceX Starship

2005 · 11:34

Starship isn’t reusable yet—it’s a testbed that keeps failing upward.

Play nextBack to Semiconductors
11:34